With continued size reduction in microelectronic devices, the boundary conductance between two materials becomes the main channel for thermal dissipation. While many efforts have been directed in studying this interfacial transport, these works have focused on the materials forming the boundary, not the boundary itself. This study focuses on the dependence of thermal boundary conductance on the properties of the region at the Cr/ Si interface. The interfacial region of the Cr/ Si samples is characterized with Auger electron spectroscopy depth profiling and the boundary conductance is measured with a pump-probe technique. Changes in interfacial properties are shown to significantly affect conductance. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2357585͔ Recent advances in synthesis and design are enabling microelectronic device engineers to maintain Moore's law by providing routine production of well characterized materials with characteristic length scales of tens of nanometers.
1 This decrease in size while maintaining performance and reliability has given rise to the issue of thermal management. For example, metal-semiconductor field effect transistors ͑MESFETs͒ are commonly used in microelectronic applications such as microwave devices, logic circuits, and signal processing chips. 2 The trend towards faster devices creates a voltage modulation that can lead to increased device temperatures. To maintain the MESFET device performance, the generated thermal energy must be dissipated away from the active region. In devices with standard length scales, this thermal dissipation can be predicted by the thermal properties of the materials in the device. However, as length scales continue to decrease the heat dissipation will be contingent on the thermal properties of the underlying packaging and the conductance across the device/packaging boundary must be considered. This thermal boundary conductance ͑h BD ͒ is also a controlling factor for thermal management in thermoelectrics, 3, 4 thin-film high temperature superconductors, 5, 6 vertical cavity surface emitting lasers, 7 and optical data storage media. 8 Not only can the properties of the materials on either side of the interface significantly affect h BD 9,10 but simulations have shown that h BD is also affected by the physical properties of the boundary region, such as disorder and intermixing between the two materials. 11, 12 This boundary region must be taken into account as device sizes decrease and pronounced interdiffusion occurs on the order of the characteristic length of the device. 13 In this letter, the thermal boundary conductance is measured across the Cr/ Si interface on two samples with different interfacial properties. The two 50 nm Cr/ Si samples were prepared in a multisource, high vacuum thin film sputter deposition system manufactured by the Kurt J. Lesker Company. Both substrates were spin cleaned before being introduced into the sputtering chamber. One Cr film was deposited on a Si substrate as received while the other Si substrate was backsputter etched at 100 W and 52.5 SCCM ͑SCCM denotes cubic centimeter per minute at STP͒ Ar for 5 min to remove some of the native SiO 2 . The removal of this oxide layer was performed to reduce Cr-SiO 2 bonding, which impedes diffusion of the Cr into the Si.
14 The roughening of the substrate resulting from the backsputter etching also facilitates Cr/ Si diffusion. The elemental composition around the Cr/ Si interfaces was characterized by Auger electron spectroscopy ͑AES͒ to confirm the variation in mixing layer thickness. Depth profiling was conducted by atomically sputtering away the material with an in situ focused Ar ion beam. The AES depth profiles of the two Cr/ Si samples are shown in Fig. 1 . Figure  1͑a͒ shows the elemental composition profile of Cr deposited on Si with no further substrate preparation other than spin cleaning while Fig. 1͑b͒ gives the elemental composition profile of the Cr/ Si system when the Si substrate was backsputter etched. For both depth profiles, only the region around the interface is presented. It should be noted that the vacuum in the sputtering chamber during deposition was ϳ10 −6 Torr, so the trace amounts of O 2 and C contaminations found in the films are expected. The Cr/ Si mixing layer is defined as the region between the points at which Si reaches 10% of the total film composition and Cr reaches 90% of the total film composition. This threshold was chosen since C levels were slightly less than 10% of the total film composition near the interface. It is apparent that backsputter etching the Si substrate prior to deposition causes a significantly more abrupt interface and approximately 5 nm more intermixing of Cr and Si. These phenomena are most likely caused by the reduction of the oxide layer and the physical etching of the Si substrate as a result of Ar ion bombardment during the backsputter. A nearly 50% reduction in O 2 levels was observed at the beginning of the Cr/ Si mixing layer as a result of the backsputter etching. This decrease in the oxide layer in the backsputtered sample allows for significantly more Cr/ Si interdiffusion, and thus a thicker mixing layer. 15 The thermal boundary conductance of these two samples was measured using the pump-probe transient thermoreflectance technique ͑TTR͒ with a Coherent Mira 900 oscillator and Rega 9000 amplifier. 16 These data were taken with 10 J/m 2 pump fluence and 1.55 eV probe energy. The data were phase corrected 17, 18 and care was taken to ensure that the probe beam was collimated into the delay stage to avoid misalignment error due to probe beam drift over the duration of the measurement. 10, 17, 18 The data were fitted to the thermal model with the details outlined by Stevens et al. 10 A best fit h BD of 1.78ϫ 10 8 W/m 2 K was found for the nonbacksputtered sample, where the backsputtered sample showed a 40% reduction. These measurements were in general agreement with previously reported measurements for h BD across the Cr/ Si interface. 10 Comparing these scans with their corresponding AES depth profile, the higher h BD was measured on the sample with the thinner two phase region ͑ϳ10 nm for the nonbacksputtered and ϳ15 nm for the backsputtered͒. This thinner two phase region also has more uniform mixing as seen in Fig. 1͑a͒ by comparing the rate of change of the Si composition in the first nanometer of the mixing region versus Fig. 2͑b͒ . The sample with the thicker two phase region and smaller h BD has a drastic change in elemental composition at the beginning of the boundary region where the large h BD sample shows a more gradual change. Since Cr/ Si are well acoustically matched samples 19 in which increased phonon scattering events would decrease h BD , 20 a larger mixing region and more abrupt compositional changes would give rise to more phonon scattering events per area throughout the interface region causing the decrease in the measured h BD .
In conclusion, the thermal boundary conductance across the Cr/ Si boundary was measured with the TTR. Two Cr/ Si samples were fabricated to produce two different interfacial regions and these regions were characterized by AES depth profiling. The difference in the measured h BD can be attributed in part to the difference between the samples' mixing layer thicknesses and rates of change of Si composition in the two phase regions. 
